|
2019-03-11 14:46 developer |
|
|
|
Upload SI test report 1. HDMI 2. USB2.0 full speed/high speed. 3. USB3.0 TX 4. USB drop and overload test 5. Ethernet 100/1000M |
|
|
Upload 1. eMMC 2. I2C 3. Power consumption 4. Power on sequency --> Will update power off sequency tomorrow 5. Power ripple |
|
|
Upload 1. Crystal matching test 2. RF test/BT sensitivity test 3. DCDC power verification |
|
|
Update thermal test report The bottom casing temperature is passed (under 40deg.) by changing thermal pad from K=3W/mK to K=5W/mK. |
|
|
Upload RE/CE test result 1. RE - EMI 2. CE - Conductive Emission |
|
|
Upload IR test report 1. IR sensitivity test 2. Response time - Measure the timing from key press to Eagle board received IR signal |
|
|
Hi Sean. Good job for your HW validation test report. but, I comment to your report. 1. IR test report 1) Response time test : I cannot recognize the start timing and end timing at waveform figure. the report just focus delta value. I cannot see two time cersor. and the timing is included in only HW part. add SW part (add Mr Sean's comment and picture. 2. Thermal test report 1) you comment bottom under 40 degree. but the report is still fail at bottom. check please. 3. USB Drop_overload test 1) there is no drop test. this report is only overload test. I still don't review your all report. I'll finish review as soon as possible |
|
|
1. EMI RE 1) There is no waveform at the report (see attached file) 2) There is no data for 1~6GHz 1. EMI RE_NO waveform.jpg (195,835 bytes) |
|
|
1. HDMI : There is no 1080i data |
|
|
Hi SB, For thermal test, the result shawn the fail is the 1st measurement result. You can check the column marked in red are the 2nd measurement result which has implement the new thermal pad ((Changed Thermal PadLaird T- Flex 700 series (K=5 W/mK)) and the bottom temperature is improved from 41.3 deg. to 39.6 deg. thermal.png (142,882 bytes) |
|
|
Hi Sean. OK I understand about thermal |
|
|
Hi SB, For EMI RE, 1) There is no waveform at the report (see attached file) Sean: The report was measured at open site. Normally, the Lab. will only catpure the noise from system and will not provide us the whole environement measured waveform. If the test is conducted in chamber, we can provide you EMI waveform. |
|
|
Hi SB, Update power off sequency report |
|
|
1. eMMC timing : OK 2. IIC : OK 3. Power consumption 1) booting time is fail. check the SKB's criteria (see ID 458) 4. Power ripple 1) according to your report page1, what does that meaning "The results is meet +-5%." + means over 5% compare to spec? 2) page2 power rail table : there is no value of VDDCPU 3) waveform of fig1 and fig2 : this voltage is same, but waveform is different. one is over offset, the other is below offset. why? 5. Power sequence 1) page1 graph of power sequence : if the page scale up, I cannot see the spec number. The number looks blurred. 2) page2 table : there is no criteria. 3) page3 fig8 : according to power sequence, there in no timing from P5V to Reset, but from DDR_VDDQ to Reset 4) page4, page5 : there is no spec of power off sequence. only waveform. 5) there is no other IC’s power sequence (for example : eMMC, DDR and so on) |
|
|
1. Crystal matching test : ok 2. RF test/BT sensitivity test : ok 3. DCDC power verification 1) There is no criteria and result. Only test value |
|
|
Update IR test report 1. Add note of two time cursor - start time and end time. 2. Add the time of software part in the report. |
|
|
Hi Tom Lee thank you for your report I have a question and a requestment. 1. according to you report page3, there is two eventtime. does that mean 1.06046ms and 1.06128ms? 2. when I extend the page, it is difficult to see the captured picture of page3. the character in blackbox turn blurred please add more fine captured picture again. |
|
|
Hi, SB 1. The time unit is ms. That are mean the eventTime are 106046 ms and 106128 ms. 2. I increase the resolution of print quality when word file conversion to pdf file. The quality of new pdf file are better than before. Please see attached. |
|
|
Hi Tom Lee 1. Is it right to 106046 ms and 106128 ms ? 106.046s and 106.128s? |
|
|
Hi, SB 106046 ms and 106128 ms are correct. |
|
|
Hi SB, Update report as attached. Please check it and let us know if any further questioins. 1. USB drop test 2 DCDC power verification |
|
|
Hi Tom LIn 106046 ms = 106.046 s = 1 minute 46seconds. too long |
|
|
Hi Sean 1. USB Drop test : ok 2. DCDC power verificaiton : what is update point ? |
|
|
Hi SB, For DCDC power verification, update criteria and result as per your comment on 3/13 |
|
|
Hi, SB " eventTime=106046 ms = 106.046 s " means the boot time of the kernel. At this time, the entire IR signal is received. "Current:106047 ms=106.047 s" means the kernel had processed the IR key code finish, the UI is ready to reaction. So, the IR response time of SW part is 1ms (106047 ms - 106046 ms) " eventTime=106128 ms = 106.128 s " means the time which kernel receive the IR signal of key button release. |
|
|
Sorry I update again below block ------------------------------------------------------------------------------------------------------------------------------------- Hi Tom Lee I understand. please add your comment to the report. and I have a question, what does that meaning, event time=106128, Current=106128? It is 0s?? (see the picture yellow block) ir_restponse.png (96,270 bytes) |
|
|
Hi Tom Lee I understand. please add your comment to the report. and I have a question, what does that meaning, event time=106128, Current=106128? It is 0s?? (see the picture yellow block) ir_response_timing.gif (30,414 bytes) |
|
|
Hi, SB Because the minimun time unit is 1 ms. So, "eventTime =106128" the same as "Current", means the the time less than 1ms. I also update the test report as attached, |
|
|
Hi Tom Lee Good job. thank you |
|
|
Hi Sean. Is the updated reports' format draft version or final version? If these report are draft version, please update final. and when do you upload the rest report? |
|
|
Hi Sean, Philip I update the report format. See and try to update the test report with my format |
|
|
Hi SB Update power accuracy, power ripple and power sequence report 4. Power ripple 1) according to your report page1, what does that meaning "The results is meet +-5%." + means over 5% compare to spec? It means within +-5% criteria 2) page2 power rail table : there is no value of VDDCPU: Add note in the report (VDDCPU power rail is using voltage identification and control by PWM. The power rail is dynamic for different situation. For the measurement, we fix in max voltage: 1V) 3) waveform of fig1 and fig2 : this voltage is same, but waveform is different. one is over offset, the other is below offset. why? Both Fig1 and Fig2 are over offset (Fig. 1: PP_PWR_IN: 5.043V, Fig. 2: HDMI_PW: 5.066V and offset: 5V), we can also see the mean value and peak to peak value in the waveform. 5. Power sequence 1) page1 graph of power sequence : if the page scale up, I cannot see the spec number. The number looks blurred: Update picture. 2) page2 table : there is no criteria: Add criteria in the tabel. 3) page3 fig8 : according to power sequence, there is no timing from P5V to Reset, but from DDR_VDDQ to Reset: According to P5V to Reset and P5V to DDR_VDDQ, we can calculate DDR_VDDQ to Reset. We already add this in table. 4) page4, page5 : there is no spec of power off sequence. only waveform. According to Amlogic spec, there is no power off sequence requirement. 5) there is no other IC’s power sequence (for example : eMMC, DDR and so on): According to IC spec, there is no IC power rail sequence requirement. |
|
|
Hi Sean I review the power sequence report 1. there is a emmc power spec (see the attached file) the Eagle board off timing is so long. I think emmc power off sequece is fail. check please poweroff_emmc.jpg (238,126 bytes) |
|
|
Hi Sean I reviewed the power accuracy report. 1. some waveform have no CH1 OFFSET value. but CH1 Position (this waveform may occur to misunderstand to no voltage output) 2. some waveform are measured without bandwidth, others with bandwidth. why? 3. Fig15, Fig18 and Fig 19 have much noise, these waveform also measured with bandwidth. I think these voltage may not good ripple without bandwidth. |
|
|
Hi Sean I cannot see the spec number with scale up the page scale_up.jpg (172,340 bytes) |
|
|
Hi SB, I attach a higher resolution pic. for your reference. power on sequence S905X2.png (103,072 bytes) |
|
|
Hi Sean. that is good file. and please update this file to the power sequence report |
|
|
Hi SB, Update picture in the report. |
|
|
Hi Jim good job thank you |
|
|
Hi SB 1. there is a emmc power spec (see the attached file) the Eagle board off timing is so long. I think emmc power off sequence is fail. check please: Power off notification means the host should notify the device before it powers the device off. For example, The host may use to a power off notification (SLEEP_NOTIFICATION ) if it intends to turn-off VCC after moving the device to sleep state. Thus, It's different with power off sequence. 2. some waveform are measured without bandwidth, others with bandwidth. why? 3. Fig15, Fig18 and Fig 19 have much noise, these waveform also measured with bandwidth. I think these voltage may not good ripple without bandwidth: It's normal to open 20MHz bandwidth for reduce high frequency noise. There are some high frequency noise produce from test environment. Thus, we open bandwidth for small power rail. |
|
|
Hi Jim No1 : I don't understand. what is the host and what is the device. please explain more detaily No2. No3 : Fig15, Fig18, Fig19 are OK? |
|
|
The host: CPU The device: BT |
|
|
Update: DCDC power verification pass/fail indication of report format. Please see the attached file. Thank you. |
|
|
Hi Sean thank you for updating report |
|
|
Hi SB, Upload USB2.0 low speed test report as attached. Please check it and let us know if any questions. |
|
|
Hi Sean Thank you. but the two items are confidential pass (crossover voltage, paired KJ Jitter). SKB don't want to confidential pass. they think the confidential is same fail. please re check and debug. |
|
|
Hi Sean. Do you have a test EMI RE from 1GHz to 6GHZ?. You just update EMI_RE Report from 30MHz to 1GHz. |
|
|
Hi Sean. I reviewed the power ripple report. but the power rail P1V2 (1.2V) at 0 degree is not pass. test result is 60mV, the spec is max 60mV |
|
|
Hi Sean please update EMS Test (ESD, SURGE, RI, CI) |
|
|
Hi Sean I discussed ethernet10 and USB RX wiht amlogic manager Jingyu.Xu. You also try to ask to Amlogic. this test should be completed nextweek. My report due date is 15th Apr. |
|
|
Hi Sean please update thermal simulation report (not real test report). l'm sorry I lost this file. |
|
|
Hi Sean Some ICs has no spec of thermal. (No Ta, Tc, Tj) but the test is all pass. see the attached file and add the spec. please update report. thermal_spec.gif (91,476 bytes) |
|
|
Hi SB, Update EMI RE HF 1GHz to 6GHz (RE HF.7z) and EMS report (EMS.7z) as attached. Please check it and let me know if there is any questions. |
|
|
Hi SB, Regarding conditional pass issue in USB2.0 low speed test, since Amlogic didn't verify this item in S905X2 platform yet. They will check this test in their EVB first and let us know whether there is any register can be tuned to improve the signal waveform. |
|
|
Hi SB, Update ethernet 10M test report as attached. As I mentioned before, since Amlogic already remove the ethernet 10M testing module from S905X2 SoC, so there is only 7 items of link pluse can be tested. Althrough link pulse timing is failed but there is no way to adjusted by S905X2. |
|
|
Attached ethernet 10M report |
|
|
Hi Sean Thank you for your update. I reviewed the EMS test report. I have a question. According to ESD, test point 12. 13 are B performance criteria. Do you have a solution? eagle_ESD.gif (25,072 bytes) |
|
|
Hi Sean I reviewd the DIP report. some test items are C performance criteria, Do you have a solution? |
|
|
Hi Sean. I reviewed the Lan 10M. Can you solve the fail item? I push also amlogic manager Mr. Xu. but I have a limit |
|
|
Hi SB, For the ESD test, the criteria B should be a standard test requirement by KC certification. Unless SKB ask us to pass ESD test in criteria A, or it will be a very tough SPEC. based on design point of view. For the DIP test, the performance C was happend during the voltage interruption (voltage reduction) over 95%. I think it's a normal test result based on a standard PSU design. Is there any further requirement from SKB about DIP test? |
|
|
Hi SB, For Lan 10M, I have worked with Amlogic FAE lead Shawn Wu about this issue but it looks that it's their SoC's limitation. As I mentioned before, since the S905X2 already remove the ethernet 10M testing module. So, the ethernet 10M performance can't be verified based on a standard test procedure. We verify the link pulse signal through a particular test method but only can do 7 test items related to link pulse but the link pluse timing can't be adjusted so far. I susggest that we don't show failed item to SKB but just mentioned to SKB that it's Amlogic SoC's limitation. I will also talk with Mx.Yu today about this issue. |
|
|
Hi SB, In previous EMS report, the input voltage shows the 230V/50Hz should be a typo. I update again the EMS test report as attached. |
|
|
Hi Sean thank you for EMS update |
|
|
Hi Sean You said to me, the SSQ test cannot be test because Samsung regect test. But I want to replacement report of your lab's timing test. If you cannot full version like Samsung's SSQ test, give me some prime items. |
|
|
Hi SB Update power ripple report as below. We use picture method 2 to reduce noise from cable and open 20MHz bandwidth for reduce high frequency noise. The P1V2 (1.2V) at 0 degree test result is 34mV, the spec is max 60mV. Method 1.jpg (252,148 bytes) Method 2.jpg (167,904 bytes) |
|
|
Hi SB, Update thermal simulation report and fomal thermal test report released from our HWQA team. |
|
|
Update MIC audio test report. |
|
|
Hi, Jim Liang. good job. You are right. the method2 is better test method. |
|
|
Hi Sean. Thank you for thermal report. and your HWQA team's report format is good. |
|
|
Hi Sean. I update the EVT HW Validation report list. please see and update not comleted test items |
|
|
Hi SB, Here are the status update for the remaining HW validation report. 1. Aging test schedule as below. Will update the report by 4/24 Operation temperature range: 4/12-4/17 Power on/off test with temperature: 4/17-4/22 2. DDR/eMMC data read, write test - We are working with AML/ FXN SW team to verify the test program. I expected the test can be finished by this week and update the report to you by early of next week. 3. HDMI 1080i: Will verify the test tomorrow and update the report before 4/17 4. USB3.0 RX: Amlogic have provided test method to us. We will arrange the test at HC SI team and will update status to you once there is any progress. 5. USB2.0 low speed: Amlogic still checking with RD team internally to see if there is any register can be fine tune to fix conditional pass issue. |
|
|
Hi Sean 1. SKB Request to check CRC and RGMII timing of Ethermet 10/100/1000. please update the test report 2. SKB also request to ethernet 10M test result. please discuss with Amlogic and update test schedule and report |
|
|
Hi Sean SKB request to check Ethernet LED operation. see the below file. Check the state and LED operation. Link_EthernetLED.gif (5,929 bytes) |
|
|
Hi Sean Please update 1080i of HDMI report. |
|
|
Hi SB, Update HDMI 1080i report. |
|
|
Hi Jim, Please check Ethernet LED operation and ask support from SW if the state is not correct. |
|
|
Hi Sean I update the EVT HW Validation report list. add Ethernet test |
|
|
Hi Sean I update the agenda of HW validation test 1. EMMC read/write/erase test : test will be finished 4/30 and update report 4/30 or 5/02 2. EMMC aging test : test is finished and update report until 4/25 3. DDR SSQ test : Foxconn is contacting to Samsung. and will update test schedule 4. DDR read/write/verification test : test is finished and update report until 4/25 5. DDR aging test : test is finished and update report until 4/25 6. USB2.0 Low speed test : update test schedule 7. USB3.0 RX test : update test schedule 8. Ethernet 10M : SKB request to test. update test schedule 9. Ethernet RGMII test : SKB request to test. update test schedule 10. Ethernet LED status (Link Activity) : SKB request to test. update test schedule 11. Ethernet Auto Negotiation test : SKB request to test. update test schedule |
|
|
Hi SB, Update eMMC/DDR aging test and DDR read/write test report. Please check it and let us know if there is any questions. Thanks. |
|
|
Hi Sean thank you. good job |
|
|
Hi Sean I update the EVT HW validation report list. |
|
|
|
|
|
Hi SB, Update the eMMC stress test report. The eMMC has run for 8TBW. Thank you. |
|
|
Hi SB, About USB2.0 low speed test, we have confirmed with equipment vendor Tektronix & 3rd party Lab. that the conditional pass is acceptable by USB-IF and be able to get the USB logo. I attached the conditional pass definition and wavier definition provided by Tektronix. Please. |
|
|
Hi SB, About USB2.0 low speed test, we have confirmed with equipment vendor Tektronix & 3rd party Lab. that the conditional pass is acceptable by USB-IF and it's also no problem to get the USB logo. I attached the conditional pass and wavier limit definition for your reference. Please discuss with SKB to skip USB2.0 Conditional Pass issue. Conditional PASS.png (106,847 bytes) waiver limited.png (101,369 bytes) |
|
|
Hi SB, Update 2 items of Ethernet RGMII test 9. Ethernet RGMII test 10. Ethernet LED status (Link Activity) Please see the attached report. Thank you. |
|
|
Hi Sean thank you for your report. 1. according to your report, there is no 100M test case but only 1Gb. please test 100M. 2. LED Status test : you just describe to test process and result. please add waveform |
|
|
Hi SB, We are checking the RMII and LED signal waveform. Will update you the test report later today. |
|
|
Hi SB, Update RGMII test report which updates RMII(100M) test and LED waveform capture. Please see attached file. Thank you. |
|
|
Hi Sean. Fu chiang. There is no RMII data and LED waveform. check please. |
|
|
Hi Fu-Chiang, The report you sent is not the final one. Please check it and update again to mantis tomorrow morning. |
|
|
Hi SB, Sorry for the report was blocked by file not update success. Here is the updated report. Thank you. |
|
|
Hi Sean Thank you very much for your support. you and your members have a great effort to validate EVT I update the file of EVT HW test list and result. I'll close this mantis ID. Thank you and your member again. |
|
|
close this issue and I'll also check DVT report |
- yk.jung ( (ALTech) Younkwang Jung ) developer
